The most traditional model is the , where a circuit node is assumed to be permanently stuck at logic 0 (SA0) or logic 1 (SA1). While this model does not perfectly capture all physical defects (like bridging or delay faults), it remains the industry standard for structural testing because test generation algorithms for SAFs are highly mature.
Some of the best practices for digital systems testing and testable design include: digital systems testing and testable design solution